

Home | Login | Logout | Access information | Aleris | Purchase

Welcome United States Patent and Trademark Office

SEARCH Search Results SBOWSE JEISE KPLOBE GUIDE

 $Results \ for \ "(\ ((pipeline) < in > metadata\)\ < and >\ ((bank) < in > metadata\)\) < and >\ ((performance...")) < and >\ ($

Your search matched 36 of 1776775 documents.

A maximum of 36 results are displayed, 25 to a page, sorted by Relevance in Descending order.



 Search Options View Session History New Search

v Kev

RESEDING IEEE Journal or Magazine

RETURNIL IET Journal or Magazine

IEEE ONF IEEE Conference Proceeding SET ONE

IET Conference Proceeding

HEER SYD IEEE Standard

,	metadata) <and> (</and>	Seeselve Si		
Check to	search only withir	citation	: Citation & Abstract	
IEE	EE/IET		Books	Educational Courses
· · · · · · · · · · · · · · · · · · ·	nals, transaction	`	nes, conference proceec	lings, and standards.
view seis	Scalar memory r Ganesan, R.; Wei Software Enginee Volume 18, issue	Select All	Desslect All lined multiprocessors: a tions on e(s):78 - 86	

Implementation of a Parallel and Pipelined Watershed Algorithm on FPGA Dang Ba Khac Trieu; Tsutomu Maruyama;

AbstractPlus | References | Full Text: PDF(444 KB) | IEEEE JNS.

Field Programmable Logic and Applications, 2006. FPL '06. International Conference on

A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at Nyquist

Aug. 2006 Page(s):1 - 6

Brandt, B.P.; Lutsky, J.; Solid-State Circuits, IEEE Journal of

Rights and Permissions

Digital Object Identifier 10.1109/FPL.2006.311267

Volume 34, issue 12, Dec. 1999 Page(s):1788 - 1795

Digital Object Identifier 10.1109/4.808903

AbstractPlus | Full Text: PDF(300 KB) | IEIEIE ONF

Rights and Permissions

Block, multistride vector, and FFT accesses in parallel memory systems

Harper, D.T., III;

Parallel and Distributed Systems, IEEE Transactions on Volume 2, Issue 1, Jan. 1991 Page(s):43 - 51

Digital Object Identifier 10.1109/71.80188

AbstractPlus | Full Text: PDF(836 KB) | HEEE JML

Rights and Permissions

Models of access delays in multiprocessor memories

Bucher, I.Y.; Calahan, D.A.;

Parallel and Distributed Systems, IEEE Transactions on

Volume 3, Issue 3, May 1992 Page(s):270 - 280

Digital Object Identifier 10.1109/71.139201


AbstractPlus | Full Text: PDF(912 KB) | IEEEE JINE

Rights and Permissions

Power-aware branch prediction: characterization and design

	C
	Parikh, D.; Skadron, K.; Zhang, Y.; Stan, M.; <u>Computers. IEEE Transactions on</u> Volume 53, <u>Issue 2</u> , Feb 2004 Page(s):168 - 186 Digital Object Identifier 10.1109/TC.2004.1261827
	AbstractPlus Full Text: PDF (7587 KB) (ESSE JN). Bights and Permissions
7.	Scalar operand networks Taylor, M.D.; Lee, W.; Amarasinghe, S.P.; Agarwal, A.; Paratlel and Distributed Systems. IEEE Transactions on Volume 16, issue 2, Feb 2005 Page(s):145 - 162 Digital Object Identifier 10.1109/TPDS.2005.24 AbstractPlus Full Text: PDF(1864 KB) IEEE JNE. Rights and Permissions
8.	Design and evaluation of a network-based architecture for cryptographic devices Dilparic, L.; Arvind, D.K.; Application-Specific Systems. Architectures and Processors, 2004. Proceedings, 15th IEEE International Gr 2004 Page(s):191 - 201 Digital Object Identifier 10.1109/ASAP.2004.1342470 AbstractPlus Full Text: PDF(377 KB) IEEEE CNF Rights and Permissions
9.	Asynchronous DRAM design and synthesis Ekanayake, V.N.; Manohar, R.; Asynchronous Circuits and Systems, 2003, Proceedings, Ninth International Symposium on 12-15 May 2003 Page(s):174 - 183 Digital Object Identifier 10.1109/ASYNC.2003.1199177 AbstractPlus Full Text: PDF(469 KB) IEEE COFF Rights and Permissions
10.	An interprocessor memory access arbitrating scheme for the S-3800 vector supercomputer Sakakibara, T.; Kitai, K.; Isobe, T.; Yazawa, S.; Tanaka, T.; Tamaki, Y.; Inagami, Y.; Parallel Architectures. Algorithms and Networks, 1994. (ISPAN) International Symposium on 14-16 Dec. 1994 Page(s):262 - 269 Digital Object Identifier 10.1109/ISPAN.1994.367140 AbstractPlus Full Text: PDF(456 KB) ISSEE ONF Rights and Permissions
11.	Architecture synthesis of high-performance application-specific processors Breternitz, M., Jr.; Shen, J.P.; Design Automation Conference, 1990, Proceedings, 27th ACM/IEEE 24-28 June 1990 Page(s):542 - 548 Digital Object Identifier 10.1109/DAC.1990.114915 AbstractPlus Full Text: PDF (668 KB) IEEE COFF Rights and Permissions
12.	On-Chip Adaptive Circuits for Fast Media Processing Sangireddy, R.; Somani, A.K.; Circuits and Systems II: Express Briefs, IEEE Transactions on [see also Circuits and Systems II: Analog an Transactions on] Volume 53, Issue 9, Sept. 2006 Page(s):946 - 950 Digital Object Identifier 10.1109/TCSII.2006.880336 AbstractPlus Full Text: PDE(640 KB) IEEE JNIL Bights and Permissions
13.	The Organization and Use of Parallel Memories Budnik, P., Kuck, D.J.; Computers, IEEE Transactions on Volume C-20, Issue 12, Dec. 1971 Page(s):1566 - 1569 AbstractPlus Full Text; PDF(816 KB) IEEE JNL Rights and Permissions
14.	A Pipeline Implementation of a Watershed Algorithm on FPGA Dang Ba Khac Trieu; Maruyama, T.; Field Programmable Logic and Applications, 2007. FPL 2007. International Conference on 27-29 Aug. 2007. Page(s):714 - 717

27-29 Aug. 2007 Page(s):714 - 717



23.	Optimizing loop performance for clustered VLIW architectures Yi Qian; Carr, S.; Sweany, P.;
	Parallel Architectures and Compilation Techniques, 2002. Proceedings, 2002 International Conference on
	22-25 Sept. 2002 Page(s):271 - 280
	Digital Object Identifier 10.1109/PACT.2002.1106026
	AbstractPlus Full Text: PDF(282 KB) ISSS CNF
	Rights and Permissions
	Efficient VI Clarebitectures for the bigotheranal ways let transform by filter book and lifting ashome
24.	Efficient VLSI architectures for the biorthogonal wavelet transform by filter bank and lifting scheme Jer Min Jou; Yeu-Horng Shiau; Chin-Chi Liu;
	Circuits and Systems, 2001, ISCAS 2001, The 2001 IEEE International Symposium on
	Volume 2, 6-9 May 2001 Page(s):529 - 532 vol. 2
	Digital Object Identifier 10.1109/ISCAS.2001.921124
	AbstractPlus Full Text: PDF(344 KB) IEEE ONF
	Rights and Permissions
25.	Multiple-banked register file architectures Cruz, JL.; Gonzalez, A.; Valero, M.; Topham, N.P.;
	Computer Architecture, 2000. Proceedings of the 27th International Symposium on
	2000 Page(s):316 - 325
	2000 1 490(0).010 020
	AbstractPius Full Text: PDF (800 KB) ISSES ONF
	Rights and Permissions

intend by Minspec'

Help Con

900